

2024 Power Electronics & Energy Conversion Workshop



Multidimensional power devices in WBG and UWBG semiconductors

Yuhao Zhang, Associate Professor Center for Power Electronics Systems (CPES), Virginia Tech Email: yhzhang@vt.edu

### **Device architectures: GaN HEMTs and SiC MOSFETs**



- $\sqrt{2}$  2DEG: mobility >1500 cm<sup>2</sup>/Vs
- $\sqrt{\text{easy for IC integration}}$
- × large chip size for high-voltage
- × thermal and E-field management
- **×** robustness (avalanche and short-circuit)





- × MOS: mobility ~100 cm<sup>2</sup>/Vs
- × Mostly discrete
- $\checkmark$  high current
- $\sqrt{}$  small chip size for high-voltage
- $\sqrt{}$  easier thermal management



### **True material limits of power transistors**



Center for Power Electronics Systems | Dr. Yuhao Zhang | yhzhang@vt.edu

TECH

2

### **True material limits of power transistors**





Y. Zhang, F. Udrea, H. Wang, **Nature Electronics**, 5, 723, Nov. 2022



### **Conventional power devices: 1D**



• 1-D power device: voltage (field) blocking along the direction of current conduction





## **Multidimensional power devices**



- electrostatic engineering in at least one additional geometrical dimension
- break the capacity-frequency and R<sub>ON,SP</sub>~BV trade-off



# Outline

- Introduction
- Superjunction
- Multi-channel
- Multi-gate
- Performance limits and scaling law
- Summary





# Superjunction: multidimensional E-field engineering



- Superjunction: alternative p- and n-type pillars with precise charge balance
- Uniform E-field along the voltage blocking direction; much higher doping than 1D devices
- Break 1-D limit of  $R_{ON,SP} \sim BV$  trade-off and enable a linear dependence

### Vertical superjunction: from Si to WBG and UWBG

Thin channel layer



Si superjuction commercial since 1998 ~\$1billion market

Current spread layer Upper p-pillar pillar pillar p-Multiple SJ drift layers pillar 0.7 μm **Buffer drift** layer 2.5 µm  $5 \,\mu m$ p<sup>+</sup> p<sup>+</sup> D+ p+ p р

V-groove trench

gate

n+\_\_\_\_p+

SiC superjuction 1<sup>st</sup> demo in 2016-2018 1.2kV, 0.63mΩ·cm<sup>2</sup> GaN superjuction 1<sup>st</sup> demo in 2022 1.1kV, 0.3mΩ·cm<sup>2</sup>

GaN

GaN

2 µm

Anode (Ni/Au/Ti/Ag)  $n^{-}-Ga_2O_3$  NiO  $u^{+}$  by the set of t



Ga<sub>2</sub>O<sub>3</sub> superjuction 1<sup>st</sup> demo in 2023 2kV, 0.7mΩ·cm<sup>2</sup>





### Superjunction in GaN: homogenous -> heterogeneous



- NiO (E<sub>g</sub>: 3.4~4 eV) sputtered on GaN sidewall, N<sub>A</sub> tuned by O<sub>2</sub>/Ar ratio in NiO sputtering
- Drift region doped 10X higher than 1D devices -> ultra-low  $R_{DR,SP} \sim 0.15 \text{ m}\Omega^{-}\text{cm}^{2}$
- R<sub>DR,SP</sub>~ BV break the 1-D GaN limit

### Heterogenous superjunction in UWBG Ga<sub>2</sub>O<sub>3</sub>



- 2kV, 0.7 m $\Omega$ ·cm<sup>2</sup> Ga<sub>2</sub>O<sub>3</sub>/NiO SJ diode, record FOM in Schottky diodes
- Hetero-superjunction functions under high temperatures and dynamic switching



# Lateral superjunction (charge-balance RESURF): 10kV Ga<sub>2</sub>O<sub>3</sub> device



- 10 kV Ga<sub>2</sub>O<sub>3</sub> SBD operational at 200 °C
- Primitive superjunction: BV shows strong modulation by charge balance
- Record high average E-field in lateral kilovolts devices

Y. Qin, Y. Zhang\* *et al*., **EDL**, 44, 8, Aug. 2023;

Y. Ma, Y. Qin, M. Porter, Y. Zhang\* et al., Adv. Electron. Mater. 2023.





# Outline

- Introduction
- Superjunction
- Multi-channel
- Multi-gate
- Performance limits and scaling law
- Summary





# **Multi-channel: lateral polarization superjunction**



 $\sqrt{}$  High current capability  $\sqrt{}$  Low R<sub>on</sub> for HV  $\sqrt{}$  Ideally, a natural superjunction

#### New challenges:

- (non-ideal) E-field management
- E-mode gate



#### Ideal multi-channel



#### Multi-channel w/ net charge





Y. Zhang, F. Udrea, H. Wang, Nature Electronics, 5, 723, Nov. 2022



## 10-kV GaN multi-channel diode beyond SiC limit

- 4-inch wafer, five 2DEG channels,  $R_{SH}$ : 120  $\Omega$ /sq
- Gen#1: P-GaN term.: no diel. interface, hole injection, foundry process -> BV over 3.3 kV
- Gen#2: 3D p-n junction wrapping around multi-2DEG fins -> 1.5 A, 5.2 kV, 13.5 mΩ·cm<sup>2</sup>
- Gen#3: p-GaN charge balance with multi-channel ('superjunction') BV~11 kV, 39 mΩ·cm<sup>2</sup> (2.5X lower than 10 kV SiC diodes)







M. Xiao, Y. Zhang\* *et al.*, **EDL**., 41, 8, Aug. 2020
M. Xiao, Y. Zhang\* *et al.*, **IEDM**, 5.4, Dec. 2020
M. Xiao, Y. Zhang\* *et al.*, **EDL**, 42, 6, 808, Jun. 2021



# 10-kV multi-channel E-mode GaN HEMTs beyond SiC limit

E-mode MC<sup>2</sup>-HEMT

 $L_{GD}^{MC}$  (µm)

15

103

- <u>Multi-Channel Monolithic-Cascode HEMT (MC<sup>2</sup>-HEMT)</u>
- R<sub>ON</sub>, BV: dominated by multi-ch. HEMT; gate control by single-ch. HEMT
- $V_{TH} > 1.5 \text{ V}; I_{SAT} > 300 \text{ mA/mm}; R_{ON,SP} \text{ of } 40 \text{ m}\Omega \cdot \text{cm}^2 (>2.5 \text{x lower than SiC MOSFETs})$
- Best FOM in 6.5kV+ power transistors



# Outline

- Introduction
- Superjunction
- Multi-channel
- Multi-gate
- Performance limits and scaling law
- Summary





### **FinFET in power devices: channel innovation**



FinFET in **power**: 1) increase channel density; 2) shift carrier to high-mobility Ch.; 3) E-mode FinFET in **digital**: 1) Low SS; 2) device compactness; 3) reduce short-channel effect

Y. Zhang, F. Udrea, H. Wang, Nature Electronics, 5, 723, Nov. 2022

17





## **Vertical GaN Fin-MOSFET and Fin-JFET**

- 1.2 kV Fin-MOSFET with 200nm-wide fins
- $V_{th} \sim 1 \text{ V}; R_{on,sp} = 1 \text{ m}\Omega \cdot \text{cm}^2$
- 2-inch GaN-on-GaN wafer process
- Superior  $R_{ON}(Q_{OSS}+Q_{rr})$  than SiC



- NexGen's 1.2 kV Fin-JFET commercialization (VT characterization & application)
- \$100M+ GaN-on-GaN Fab in Syracuse, NY
- 1470 V  $BV_{AVA}$ , avalanche capability, 0.82 m $\Omega$  cm<sup>2</sup> (4-5x lower than 1.2 kV SiC MOS)





Y. Zhang, T. Palacios\* *et al.*, **IEDM** 2017 Y. Zhang, T. Palacios\* *et al.*, 40 (1), **EDL**, 2019 J. Liu, Y. Zhang\* *et al.*, **IEDM**, 23.2, 2020; **T-ED**, 68, 2025, 2021



### Lateral GaN Fin-HEMTs



Center for Power Electronics Systems | Dr. Yuhao Zhang | yhzhang@vt.edu

RGINIA

**TECH** 

19

## Intel's lateral GaN Fin-HEMTs: battle Si for sub-15V power applications



CPES

Han Hui Then *et al.*, **IEDM** 15, 19, 20, 21, 22, 23

# Outline

- Introduction
- Superjunction
- Multi-channel
- Multi-gate
- Performance limits and scaling law
- Summary





## Multidimensional devices: new limits and new scaling laws



- Performance of multidimensional devices exceed 1D SiC and GaN limits
- Allow geometrical scaling in power devices (limit: line -> band)
- Baliga's FOM is no longer suitable for benchmarking multidimensional power devices

Y. Zhang, F. Udrea, H. Wang, Nature Electronics, 5, 723, Nov. 2022



# Summary

- Multidimensional architectures improve power device performance by
  multidimensional electrostatic engineering, which is material agnostic
- Rewrite performance limits and enable scaling laws
- Superjunction
  - Fast development in SiC by multiple fabrication methods
  - Initial demonstrations in GaN and Ga<sub>2</sub>O<sub>3</sub> breaking 1-D limits
- Multi-channel
  - Ideal undoped multi-channel: natural polarization superjunction
  - A new platform for high-voltage lateral devices (e.g., 10 kV GaN)
- Multi-gate: FinFET and tri-gate
  - Diverse form factors; significant reduction of channel resistance
  - Expand application space of WBG devices (e.g., ultra-low voltage)







