

Power Electronics & Energy Conversion Workshop, Sandia National Labs



Reliability Characterization and In-Situ Health Estimation of WBG Semiconductor-Based Power Converters

1 August 2023

Harish S. Krishnamoorthy, Ph.D.
Assistant Professor, ECE Department;
Associate Director, PEMSEC Consortium




Sandia National Laboratories

UNIVERSITY of
HOUSTON

CULLEN COLLEGE of ENGINEERING



3-Tier Approach for Resiliency and Health

- Component-level characterization and prediction of remaining useful lifetime (RUL)
- Converter or sub-system level health assessment
- Cyber-physical system (CPS) reliability and resiliency




Device Characterization Approach


Test setup for device degradation



RUL PDFs and Probability distribution of converter survival




System-level RUL prediction flowchart



FET – based R_{DS-on} Measurement





- This R_{DS-on} measurement circuit uses a FET, two Schottky diodes, and a Zener diode (with a resistor).
- Gate voltage is greater than the threshold voltage; almost equal to the Zener diode voltage is always applied on the auxiliary FET
- When the DUT is off, the Gate source voltage of the aux. FET is less than the Gate threshold voltage; hence, it is off, blocking the DUT's off voltage. The sensed voltage V_s will be just the Zener diode voltage.
- When the DUT turns on, the Gate source voltage of the aux. FET will be greater than the Gate threshold voltage hence the aux. FET will be turned on. The voltage across the aux. FET will be less than mV range; hence, the V_s directly measures the V_{ds-on}



FET-based R_{DS-on} measurement circuit (referred by JEDEC [JEP173](#) guidelines)



Degradation Profile – Thermal Cycling

- Set-up contains 3 stages: current source, DUT, and Rds-on measurement.
- To degrade multiple GaN devices together, they are connected in parallel.
- A constant current stress has been simulated using LTSpice software and from the figures, it could be observed the GaN device gets heated up and cooled down with current stress.



Performing Thermal Cycling with GaN FETs

- Measured the temperature on-board using a thermistor, initially
- The current was kept constant, but, power dissipation was not constant due to the on-state resistance change
- The time constant from the device channel to the thermistor caused a significant delay in the measurement
- Thermal runaway was observed, so had to formulate a different means to detect the peak temperature



Modeling the Time Constant

$$Z_{ja} = Z_{F1} + Z_{F2} + Z_{F3} + \dots + Z_{Fn}$$

$$T_j(t) = P_d(t) \cdot Z_{ja} + T_a$$

$$Z_{ja}(s) = \frac{R_{F1}}{\tau_1 s + 1} + \frac{R_{F2}}{\tau_2 s + 1} + \frac{R_{F3}}{\tau_3 s + 1} + \dots + \frac{R_{Fn}}{\tau_n s + 1}$$

$$Z_{thr}(t) = \frac{T_{thr}(t) - T_a}{P_d(t)}$$

$$Z_{thr}(t) = a \cdot e^{-b \cdot t} + c$$



$$\frac{R_{F,thr}}{\tau_{thr}} e^{-\frac{t}{\tau_{thr}}} + R_{ext} = 1.23 * e^{-0.25 * t} + 12.4$$

$$Z_{j-thr}(t) = \frac{T_{Tj-RDSON}(t) - T_{thr}(t)}{P_d(t)}$$

$$Z_{j-thr}(t) = a \cdot e^{-b \cdot t} + c \cdot e^{-d \cdot t} + g$$


$$\frac{R_{F,jc}}{\tau_{jc}} e^{-\frac{t}{\tau_{jc}}} + \frac{R_{F,PCB-solder}}{\tau_{PCB-solder}} e^{-\frac{t}{\tau_{PCB-solder}}} + R_{int}$$

$$= 5.662 * e^{-4 \cdot t} + 288.8 * e^{-8 \cdot t} + 22.6$$



Components	Thermal time constant	Thermal impedance
GaN HEMT	250 ms	$R_{F,jc}=1.4155 \text{ } ^\circ\text{C/W}$ $C_{F,jc}=177 \text{ mJ/}^\circ\text{C}$
PCB layout, including 20 vias underneath DUT and solder joints	125 ms	$R_{F,PCB-solder}=36.1 \text{ } ^\circ\text{C/W}$ $C_{F,PCB-solder}=3.463 \text{ mJ/}^\circ\text{C}$ $R_{int}=22.6 \text{ } ^\circ\text{C/W}$
Thermistor	4 s	$R_{F,thr}=4.92 \text{ } ^\circ\text{C/W}$ $C_{F,thr}=813 \text{ mJ/}^\circ\text{C}$ $R_{ext}=12.4 \text{ } ^\circ\text{C/W}$

GaN Degradation Setup



1. G. S. Kulothungan, H. Sayed, and H. S. Krishnamoorthy, "Novel Method for Accelerated Thermal Cycling of Gallium Nitride Power Devices to Perform Reliability Assessment", in the IEEE Applied Power Electronics Conference (APEC), Mar. 2022, Houston, TX, USA
2. H. Sayed, G. S. Kulothungan, H. S. Krishnamoorthy, "Dynamic Remaining Useful Lifetime (RUL) Estimation of Power Converters based on GaN Power FETs", in the IEEE Applied Power Electronics Conference (APEC), Mar. 2022, Houston, TX, USA








Fig. (a) Junction temperature & (b) Rds-on values captured during thermal cycling . (c) Variation of the Rds-on over many Thermal cycles

GaN Degradation Setup




Test set-up with (a) the buck converter or (b) Electronic load for current control, (c) measurement board with the GaN FET boards, (d) dSPACE setup for control and data logging and (e) Thermocouple amplifiers

Measure Theory – based RUL Prediction



Extracting Component-level Activation Energy



$$K = A * e^{-\left(\frac{Ea}{R}\right) * \left(\frac{1}{T}\right)}$$

$$K_1 = A * e^{-\left(\frac{Ea}{R}\right) * \left(\frac{1}{T_1}\right)}$$

$$K_2 = A * e^{-\left(\frac{Ea}{R}\right) * \left(\frac{1}{T_2}\right)}$$


$$T_1 = \frac{1}{t_1} \cdot \int_0^{t_1} T_j(t) dt$$

$$\frac{K_1}{K_2} = e^{-\left(\frac{Ea}{R}\right) * \left(\frac{1}{T_1} - \frac{1}{T_2}\right)}$$

$$\frac{\ln\left(\frac{K_1}{K_2}\right)_{case\ 1}}{\ln\left(\frac{K_1}{K_2}\right)_{case\ 2}} \approx \frac{\left(\frac{1}{T_1} - \frac{1}{T_2}\right)_{case\ 1}}{\left(\frac{1}{T_1} - \frac{1}{T_2}\right)_{case\ 2}}$$






$$\frac{\ln(2.67)}{\ln(2.00)} = \frac{0.982}{0.693} \approx \frac{74.87\mu}{53.55\mu} \approx 1.4$$

Case study	Thermal cycling window	Acceleration factor (k) = $\left(\frac{K_1}{K_2}\right)$	$\frac{1}{T}$ (μK^{-1}) = $\frac{1}{T_1 + 273}$ - $\frac{1}{T_2 + 273}$
1	T ₁ = 25-to-150 °C T ₂ = 25-to-170 °C	$\frac{1.6}{0.6} = 2.67$	$\frac{1}{360.5} - \frac{1}{370.5} = 74.87$
2	T ₁ = 25-to-170 °C T ₂ = 25-to-185 °C	$\frac{0.6}{0.3} = 2.00$	$\frac{1}{370.5} - \frac{1}{378} = 53.55$







- The ratio of the acceleration factors (K) and the temperature terms of both cases is roughly equal to **1.4**.
- The Activation Energy (E_a) is **~1.13 eV**

Machine Learning for In-situ Implementation



System-level Prediction of Probability of Survival



System-level hardware connection and data processing.

Summary

- Versatile test setup for parallel accelerated thermal cycling tests for FETs.
- Time constant of sensors is very critical, especially when testing GaN FETs.
- The effective activation energy is affected by the auxiliary components, packaging, accelerated electro-mechanical stresses, etc.
- The degradation of the GaN HEMT is caused by hot-electron trapping, as well as the reduction of mobility and density of carriers in the 2DEG layer.
- ANN model prediction matched the actual experimental results with an error of less than **0.5 %** over a period of 10 % of operational life at high-temperature thermal cycling; enabling in-situ RUL estimation.

Mission Profile–based Health Estimation: For a Longer Converter Life!



Thank You!

Dr. Harish Sarma Krishnamoorthy

(Email: hskrishn@uh.edu; Web: <http://pemsec.ece.uh.edu/>)

- This material is partially funded by the OUSD(R&E) T&AM/MINSEC Program through the Cornerstone OTA Contract #CS-19-0202.
- *NSF CAREER*: This material is also partly based upon work supported by the National Science Foundation under Grant No. 2239966.

Partners and Collaborators:

Gnana Kulothungan (UH)	Joshua Hawke (U.S. NSWC)
Hussain Sayed (UH)	Amitava Das (Tagore Tech.)
Bharat Bohara (UH)	Amin Sadat (UH)

UNIVERSITY of
HOUSTON
CULLEN COLLEGE of ENGINEERING