



Sandia  
National  
Laboratories

# RESILIENT ENERGY SYSTEMS

## Mission Campaign



### *AC to AC Solid State Transformer with Bidirectional Switches*

**Jack Flicker**, Andrew Binder, Jacob Mueller, Todd Monson, Andy Dow, Luciano Garcia-Rodriguez, Richard Floyd, Felipe Palacios

Start Date: 10/01/2023

End Date: 09/30/2026

This work was supported by the Laboratory Directed Research and Development program at Sandia National Laboratories, a multimission laboratory managed and operated by National Technology and Engineering Solutions of Sandia LLC, a wholly owned subsidiary of Honeywell International Inc. for the U.S. Department of Energy's National Nuclear Security Administration under contract DE-NA0003525.




Sandia National Laboratories is a multimission laboratory managed and operated by National Technology & Engineering Solutions of Sandia, LLC, a wholly owned subsidiary of Honeywell International Inc., for the U.S. Department of Energy's National Nuclear Security Administration under contract DE-NA0003525.

## 2 Type I SST with Bidirectional Switches

- ✓ Smaller size/weight compared to Xformers
- ✓ Switching control allow for adaptive protection and power quality enhancement
- ✓ No DC link capacitor
  - Reliability increase
  - simpler cascading of modules at higher voltages
- ✓ Bidirectional switches reduce component count (20 to 12)
- ✓ Reduction in physical topology size and complexity
- ✓ Single stage increases efficiency
- ✗ Formidable control complexity

AC/DC-DC/DC (DAB)-DC/AC



AC-AC Dual Active Bridge converter (AADAB)

**Fundamental materials and control challenges have limited SST implementation....**

**Require materials-level improvements**


**Insert Advanced Materials into operational circuit for comparison to baseline commercial devices**

1. AC:AC DAB Circuit Evaluation and Design
2. SiC Bidirectional Switch Design
3. Soft Magnetic Materials

# SiC BiDFET Fabrication





- 4 quadrant operation enables new circuit topologies (CSI, AC:AC SST, etc)
  - Conventional semiconductor unidirectional due to asymmetric layout
    - Up to 5 discrete components to enable 4 quadrant
    - High switching losses/on-state voltage drop ( $\sim 3.5$  V)




- Monolithic Bidirectional Field Effect Transistor (BiDFET)
  - Reduce  $C_{OSS}$  &  $C_{RSS}$  by 2x  $\rightarrow$  increase switching frequency
  - Low on-state voltage drop (0.5 V)

- Not commercially available
- Needs better short circuit robustness (SCWT)
- Monolithic BiDFET die area is large so yield is low



- Convert established MOSFET design\* to BiDFET design
  - Sandia design of devices
  - Fabless process flow for SiC devices
- Improve short circuit performance using deep p-well structure\*
- Reduce die size by 2x (improve yield, switching frequency) via channel diode enabled by deep p-well\*




Conventional

Deep p-well

# Soft Magnetic Materials for Transformer Core

## 4 High-frequency magnetic transformers

- High power density is required
- Compacted ferrite powders
- Low saturation ( $J_s < 0.5 \text{ T}$ )
- **Severely limits** power density




Net-shaped toroid  
(no machining required)



## Soft magnetic phase of iron nitride ( $\gamma'$ -Fe<sub>4</sub>N)

- $J_s \sim 1.89 \text{ T}$
- Exceeds ferrites by  $>3x$
- Spark Plasma Sintering into arbitrary shapes
- No heavy or rare metals

Phase Purification  $\rightarrow$  Ball milling  $\rightarrow$  Core Sintering




Magnetic Material	$J_s$ (T)	$\rho$ ( $\mu\Omega \cdot m$ )	Cost
VITROPERM (Vacuumschmelze)	1.20	1.15	High
Metglas 2605SC	1.60	1.37	High
Ferrite (Ferroxcube)	0.52	$5 \times 10^6$	Low
Si steel	1.87	0.05	Low
$\gamma'$ -Fe <sub>4</sub> N	1.89	$> 200$	Low

$m_A = 9.57149$   
 $9.57153$   
 $\hline 1.210$   
 $7.9955$

$m_W = 7.9955$   
 $7.9956$   
 $7.9961$   
 $\hline 1.210$   
 $7.9957$

$\rho = 6.0749 \text{ g/cm}^3$

  
 17220 EDWARDS ROAD  
 CERRITOS, CA 90703  
 P. 562.991.5211  
 F. 562.926.6913  
 WWW.CALNANOCORP.COM



# Solid state transformer project roadmap

## Circuit Simulation, Design, and Fab

## BiDFET Fab

## Passive Materials Magnetics/Capacitors

Year 3

**Prototype C**  
3 $\phi$ , 30 kW  
Cascaded Prototype B

- 1.2kV, 50 m $\Omega$  (25 A) SiC BiDFETs demonstrated
- Gen 2 devices evaluated in *Prototype C*

- Fe<sub>4</sub>N magnetic core in *Prototype C*

Parallel/Cascaded multi-module system with BiDFETs, custom passives

Year 2

**Prototype B**  
208:480V, 3 $\phi$ , 15kW  
Paralleled Prototype A

- Gen 1 devices evaluated in *Prototype A*
- *Gen 2 to Foundry*

- Fe<sub>4</sub>N magnetic core in *Prototype A*



- Process simulation and design
- Transfer process to SiC foundry
- *Gen 1 BiDFET to Foundry*

- Ball milling/powder purification Fe<sub>4</sub>N powder at scale
- Production of Fe<sub>4</sub>N Transformer Core

Year 1

**Prototype A**  
208:480V, 3 $\phi$ , 3kW  
Single SST Module


COTS devices with individual drain connected switches



# AC:AC DAB Circuit Development

6


## Isolated Indirect Matrix Converter



Basu K, Shahani A, Sahoo AK, Mohan N. A single-stage solid-state transformer for PWM AC drive with source-based commutation of leakage energy. IEEE Transactions on Power Electronics. 30(3):1734-46.

- 12 bidirectional switches
- Unidirectional power flow (circuit structure asymmetric)
- HF transformer acts as a pseudo DC link
- Load-side bridge operates at  $2f_{\text{switch}}$  line-side bridge


## Dyna-C (GaTech)



Prasai A, Chen H, Divan D. Dyna-C: A topology for a bi-directional solid-state transformer. In APEC 2014 (pp. 1219-1226).

- 12 reverse-blocking switches (not 4-quadrant)
- Symmetric around the high-frequency transformer
- *Magnetizing Inductance* for stored energy
- *Unipolar* magnetizing current

## AC:AC DAB



- 12 bidirectional switches
- *Bipolar* magnetizing current
- Symmetric around the HF transformer
- $2f_{\text{Transformer}} = f_{\text{switching}}$
- *Leakage Inductance* for stored energy
- Time varying phase shift for energy transfer
- L-L Filter Capacitors act as pseudo DC-link



# AC:AC DAB Circuit Development

7

## SST Modeling and Simulation



### Derived Analytical Solution to Space Vector Modulation Approach



- Each bridge applies 2 switching states and a  $\emptyset$ -vector state to local winding
  - Polarity of switching vectors alternates each switching period
- Produces bipolar 2-level transformer waveform at  $\frac{1}{2}f_{switch}$

Furthermore, **the switching frequency must be the same** on primary and secondary side

However, besides these key parameters, which link primary and secondary operation, **nearly all other parameters are independent.**

Of particular interest to the capabilities of the SST:

- Primary **grid voltage magnitude**:  $\diamond(V_{LL,P} \neq V_{LL,S})$
- Primary **grid phase**:  $\diamond(\phi_P \neq \phi_S)$
- As a consequence the item above, primary **grid frequency**:  $\diamond(\omega_P \neq \omega_S)$
- As a consequence of all of the above, **reactive power exchange**:  $\diamond(Q_P \neq Q_S)$



**NB:** Vector durations vary with the SVM reference angle → subinterval sequence of switching constantly changing → requires piecewise linear calculation of power transfer

# AC:AC DAB Circuit Development




8

## SST Modeling and Simulation

### Adaptive Dead Time for Safe Commutation

- Risk of *shoot-through faults* exists due to line-line filter capacitor at switching node
- Highly inductive transformer current contains significant energy; *requires continuous conduction path* to avoid destroying BIDFET's
  - 4-stage commutation known issue in Matrix converters
- Sequence of switching actions is shown below for a simplified circuit
- Appropriate delay generation depends on **polarity of transformer current**;
- transformer current polarity detection must accurate to prevent erroneous delay insertion







For delay time  $T_d$  and primary current  $I_p$ :

If  $I_p > 0$ :

- QxA turn-off is delayed by  $T_d$
- QxB turn-off is not delayed
- QxA turn-on is delayed by  $T_d$
- QxB turn-on is delayed by  $2T_d$

If  $I_p < 0$ :

- QxA turn-off is not delayed
- QxB turn-off is delayed by  $T_d$
- QxA turn-on is delayed by  $2T_d$
- QxB turn-on is delayed by  $T_d$






# AC:AC DAB Circuit Development

9

## Circuit Build




Gate Driver Boards (optical drive)

Snubber Caps  
Xformer Interconnect

Commercial "BiDFETs" (bottom side)

CLC Input/Output Filter  $\Phi A, B, C$

12V Aux Power



$\Phi A, B, C$  Current Measure

# AC:AC DAB Circuit Development

## Rapid Controls Prototyping





### Controller Board

- Simulink control via Imperix FPGA
- Faster validation of gate drive and power stage
- PLECS simulation converted to HDL Code
- Control system alteration without re-compile
- $f_{\text{switch}} = 50 \text{ kHz}$

Front View

Rear View






# AC:AC DAB Circuit Development

11

## Circuit Test



- Currently undergoing LV hardware testing
- So far, circuit works as expected
- Expected final current = 6.25 A
  - LV testing up to 1/3 final current levels



Scope (Switches)

Scope (System)

1/2 SST







Aux Voltage

Imperix

# AC:AC DAB Circuit Development



## Circuit Test




# AC:AC DAB Circuit Development

13

## Circuit Test



### Closed Loop Testing (06/02/23)



### Low Voltage Testing (50V)




Power Transfer: 750W (40%)

Average Efficiency: 95%

Open Loop: ✓

Closed loop P: ✓

Closed loop Q: ✓








## High Power and Grid Forming Mode Testing

1<sup>st</sup> As-designed SiC BiDFET lot September 2023

### Insertion of "Commercial" Four Quadrant GaN Switches



TP65F060WS  
TO-247-4  
(top view)



FQS symbol

FQS schematic

Power Transfer: 750W (40%)

Average Efficiency: 95%

Open Loop: ✓

Closed loop P: ✓

Closed loop Q: ✓


$f_{in} \neq f_{out}$  Ⓢ

$Q_{in} \neq Q_{out}$  Ⓢ

$V_{in} \neq V_{out}$  Ⓢ


$\phi_{in} \neq \phi_{out}$  Ⓢ

Closed loop V (Grid Forming) Ⓢ



## 1<sup>st</sup> SPS Fe<sub>4</sub>N Transformer Core Sept. 2023

OD 4.18cm, ID 2.62cm, and HT 1.25 cm





# Thank you

Jack Flicker

Power Electronics and Energy Conversion Systems

Sandia National Laboratories

[jdflick@sandia.gov](mailto:jdflick@sandia.gov)